JPH0181794U - - Google Patents

Info

Publication number
JPH0181794U
JPH0181794U JP1987177477U JP17747787U JPH0181794U JP H0181794 U JPH0181794 U JP H0181794U JP 1987177477 U JP1987177477 U JP 1987177477U JP 17747787 U JP17747787 U JP 17747787U JP H0181794 U JPH0181794 U JP H0181794U
Authority
JP
Japan
Prior art keywords
processing unit
central processing
memory
write
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1987177477U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987177477U priority Critical patent/JPH0181794U/ja
Publication of JPH0181794U publication Critical patent/JPH0181794U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Information Transfer Systems (AREA)
  • Dram (AREA)
JP1987177477U 1987-11-24 1987-11-24 Pending JPH0181794U (en])

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987177477U JPH0181794U (en]) 1987-11-24 1987-11-24

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987177477U JPH0181794U (en]) 1987-11-24 1987-11-24

Publications (1)

Publication Number Publication Date
JPH0181794U true JPH0181794U (en]) 1989-05-31

Family

ID=31469139

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987177477U Pending JPH0181794U (en]) 1987-11-24 1987-11-24

Country Status (1)

Country Link
JP (1) JPH0181794U (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7203809B2 (en) 1994-01-21 2007-04-10 Renesas Technology Corp. Data transfer control method, and peripheral circuit, data processor and processing system for the method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7203809B2 (en) 1994-01-21 2007-04-10 Renesas Technology Corp. Data transfer control method, and peripheral circuit, data processor and processing system for the method

Similar Documents

Publication Publication Date Title
JPH0181794U (en])
JPS6348246U (en])
JPH0482735U (en])
JPH01144944U (en])
JPS59174629U (ja) 入力回路
JPH0191959U (en])
JPS6438000U (en])
JPS59100337U (ja) Ｄｍａ制御回路
JPH026344U (en])
JPS6457536U (en])
JPS6327952U (en])
JPS6065843U (ja) メモリアドレス拡張回路
JPS59118200U (ja) バブルメモリ装置
JPS6392963U (en])
JPS6313497U (en])
JPS5851361U (ja) マイクロコンピユ−タ制御回路
JPS63199348U (en])
JPH0184152U (en])
JPH02108144U (en])
JPS59118048U (ja) 双方向ダイレクトメモリアクセス転送回路
JPH0196047U (en])
JPS6095650U (ja) スタツクのオ−バフロ−検出回路
JPH02310749A (ja) キャッシュ・メインメモリ制御方式
JPS6312242U (en])
JPH03107749U (en])